Return to My Home Page

CHARLES DAY PALMER, III

chucko@world.std.com

EDUCATION:

MBA - Babson College, 1994, High Honors

M.S. Electrical Engineering - Worcester Polytechnic Inst. 1984

B.S. Computer & Systems Engineering - Rensselaer Polytechnic Inst.1978

B.S. Management Engineering - Rensselaer Polytechnic Inst.1978

Additional studies in Microelectronics & Digital Signal Processing.


1999 - Present - Conexant Systems (formerly Maker Communications)

Senior Manager (2000-Present) - Built a team of Software Developers from 4 to 15. Team is responsible for implementing firmware and software for multiprocessor based Network Processor providing ATM (AAL1/2/5, IMA, DBCES, TDM Cell UNI), HDLC, Frame Relay, PPP and Ethernet LAN. Responsible for architectural development, scheduling and planning, and team resource allocation. Additional development to provide MPLS, DiffServ, Classification and Forwarding routing capability. Team shares responsibility for processor architecture specification and design validation.Interfacing with SQE, Marketing, Support and Customers. Provided support for existing software and firmware platforms.

Responsible for Network Processor Firmware Development on various internally developed processors to support data rates from OC-192 to OC-3 and TDM aggregration. Development including System Architecture, Hardware Validation, Firmware Application design and delivery to customer application.

Manager (2000) - Led a team of four engineers for delivery of WAN processor firmware through final implementation, test, Beta period and final release. Led subsequent development effort of Cell Switching and DS0 switching. Active involvement in performance analysis and architectural enhancement. Developed release notes and supporting documentation. Acted as control point for product releases.

Group Leader (1999-2000) Responsible for the coordination of a team developing firmware for a WAN Network processor (MXT5100) to provide ATM (AAL1/2/5, IMA, TDM Cell UNI) and HDLC capability. Individual contributor for the implementation of AAL1 support with CAS. Validation of Processor implementation in simulation and evaluation hardware.Coordination and interfacing with lead customers to provide timely solutions development issues. Platforms included FreeBSD and VxWorks.

Senior Engineer (1998-1999) Assumed responsibility for AAL1 implementation and maintenance. Led evaluation of Packet over Sonet implementation. Development work in proprietary assembler, C host code and TCL.

1990 - 1999 - Independent Consultant - Real Time Systems Solutions

Provided Personal Consulting and Development Services to clients in the areas of Data Communications including ATM, FDDI, T1/E1, Ethernet and Token-Ring, TCP/IP, Real-Time Systems & Control, Embedded Processor integration, Data Acquisition and DSP, Fault Tolerance, System code and Diagnostics. Work primarily in C, C++, 680x0, i860, i960 Assembler under Sun Unix, System V, VxWorks, PSOS, OS/2, Masscomp Real-Time Unix, Digital Unix, Linux, Stratus VOS, and Mercury MC/OS. Windows & Win95 development with Visual C/C++ and Visual Basic. Maker 3010/3020 Assembler. Supporting work with Communications Protocol Analyzers, In-Circuit Emulators and Logic Analyzers.

Customer's Requirements and End-Products delivered include:

1983 - 1990 - Concurrent Computer Corp. (formerly MASSCOMP, Westford, Ma)

Unix Operating Systems Porting Project Leader

Consulting Engineer (1989 - 1990)

Responsible for a team of engineers porting Concurrent's Real-Time Unix to a 68040 multiprocessor product platform. Responsibilities include new platform definition, planning, scheduling, work assignments and technical contribution to provide timely delivery of the new platform. Delivery of operational and compatible software to the new platform. Extensive participation in definition and development of hardware and software architectures to provide a distributed computing environment based upon clustered processing elements.

Custom Product Engineering

Consulting Engineer (1988 - 1989)

Principal Engineer (1986 - 1988)

Architecture, Design, Development and Production of Real-Time UNIX based custom software and hardware products. Creation of custom system configurations to provide embedded processing and turnkey solutions. Involves working with the customer and sales team to determine the customer needs, develop bids and proposals, as well as design and implementation of accepted bids. Software development performed in C or Fortran under MASSCOMP's Real Time UNIX OS or Data Acquisition microcode assembler. Hardware design using TTL, CMOS, FPGA & PALs. Performed on-site software consulting. Significant achievements include:

Design and implementation of an X.25 communications system and the applications software to synchronize control, display and storage of very high speed telemetry acquisition for an SDI application. Design and implementation of software for the associated high speed storage subsystem.

Designed and developed system software, user interface and application for a multiprocessor, multifunction high speed data acquisition recording and analysis system, capable of recording 5.4 Megabytes of digital data per second continuously for up to 150 minutes. Required application/system software architecture and implementation capable of simultaneous management of 10 processors in a single system. Participated in hardware design of interface to AMPEX DRCSi Helical Scan tape unit. Delivered system to customer in Europe.

Created a multimedia exhibit for the Boston Computer museum, incorporating Video Image/Frame grabber, Graphical Interface using Interactive Touch screen. Developed an interactive tutorial entitled "What Is Video" demonstrating how the image is acquired, analyzed and displayed by a computer.

Developed an graphical embedded interrupt response and applications performance monitor for measurement and statistical analysis of single and multiprocessor systems in diverse operating configurations and environments.

Architecture, design and development of a Real-Time UNIX based multiprocessor high speed closed loop control system capable of complex digital control algorithms at rates exceeding 1000 Hertz. Using multiple processors, split data streams, and shared memory regions, real-time graphical display and data recording can be initiated and performed without impact to the critical loop. Developed a library of modules to support A/D, D/A and Digital I/O including optically isolated relays. Applications include robotics, aircraft simulation and mechanical and structural vibration control.

Design of a software system to perform continuous High Speed Video acquisition (20 frames per second) from each of three CCD Video cameras direct to disk (1MB/Sec).

Architecture, Design and Development of the software and hardware for a 50 Megahertz counter board and an application specific data interface board.

Designed and maintained UNIX drivers and handlers for various peripherals and interfaces. Design and manufacture of very large data acquisition systems to specific customer requirements.

Enhancement of MASSCOMP's graphics processor line yielding higher resolution displays, lower-cost monitors, and trackball input.

Data Acquisition Development Group - Project Leader & Individual Contributor

Senior Software Engineer (1983-1986)

"C" programming of device drivers and applications libraries to support new hardware in 680x0 multiprocessor UNIX systems. Software module development for A/D, D/A, Digital Parallel & Serial and IB488 interfaces.

Design and development of Microcode for a Bit-Slice Processor dedicated to Data Acquisition and high speed DMA I/O control providing an interface between Multibus and Enhanced STD bus. Created extensions to provide pretrigger/posttrigger capability, digital signal processing, graphic display formatting, run length encoding, arithmetic and filter functions.

Extensive contribution to hardware design during specification, design, prototype and debug phases.

Developed enhancements to Unix drivers and microcode assemblers

Developed Data Acquisition demonstrations including a video camera-to-computer interface. The video demo was on display at the Boston Computer Museum for three years.

1982 to 1983 - COMPUTERVISION CORPORATION, Bedford, Ma.

Project Engineer

Development and introduction of 32-bit computer system (APU). Debug and redesign of prototype hardware systems, microcode and diagnostics. PAL programming. Specification of logic circuit, schematic and printed circuit changes. Responsible for Control Processor, Cache/Address Translation Unit boards in a Multiprocessor CAD/CAM Sytem. Coordination of Full Hardware and Software System integration and test. Coordination and presentation for an International Graphics Trade Show.

1979 to 1982 - DATA GENERAL CORPORATION, Southborough, Ma.

Project Manager for development and introduction of 32-bit CPUs. Coordination of all elements of prototyping including component acquisition, PCB fabrication, system assembly & test, for a Nationwide manufacturing operation. Participated in budgeting, costing and test equipment specification. Planning of sample and production builds by scheduling, resource allocation and task assignment. Chairman of Product Reviews and weekly status meetings. Matrix Management responsibility for all groups contributing to program.

New Products Introduction Engineer

Performed product introduction from design through production, test and Beta installation. Primary Engineer for 10 major products including:

32-bit Processors (MV8000 & MV6000) and associated peripherals

Desktop computers, graphics, video terminals and printers

Voice/Data MODEM terminal communications interface

Duties included design and test equipment development, debug and failure analysis. Developed process, test and informational documents. Provided training and support. Programmed in FORTRAN, COBOL, BASIC, PASCAL and Assembler under AOS and RDOS. Developed Interactive Computer Graphics tools for internal use. Developed Software Macros and Custom System test programs. Support of initial Customer installations.

1976-78, GRUMMAN AEROSPACE CORPORATION, Data Systems Division

Programming on IBM 370s in Assembler, COBOL, RPG, INQUIRE/PL1 under TSO and ROSCOE. Usage of Operating System and Utilities. Designed, implemented and documented systems for failure analysis, data summarization with graphical representation and interactive Data Base Maintenance.

Return to My Home Page